summaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2014-11-18 12:41:16 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2014-11-20 07:28:37 +0100
commitc36af7b00a9854f626894e51fd28c9df6f1e4e43 (patch)
tree90432ea5c8140d8882eecd5c63bedb1251d8da2b /src/soc/intel/fsp_baytrail
parent339064a0bfdaffb82ed407772b86826e98f77103 (diff)
Replace includes of build.h with version.h
As build.h is an auto-generated file it was necessary to add it as an explicit prerequisite in the Makefiles. When this was forgotten abuild would sometimes fail with following error: fatal error: build.h: No such file or directory Fix this error by compiling version.c into all stages. Change-Id: I342f341077cc7496aed279b00baaa957aa2af0db Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/7510 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src/soc/intel/fsp_baytrail')
-rw-r--r--src/soc/intel/fsp_baytrail/romstage/Makefile.inc2
-rw-r--r--src/soc/intel/fsp_baytrail/romstage/romstage.c9
2 files changed, 3 insertions, 8 deletions
diff --git a/src/soc/intel/fsp_baytrail/romstage/Makefile.inc b/src/soc/intel/fsp_baytrail/romstage/Makefile.inc
index ff7762eda7..00bdc6ce2e 100644
--- a/src/soc/intel/fsp_baytrail/romstage/Makefile.inc
+++ b/src/soc/intel/fsp_baytrail/romstage/Makefile.inc
@@ -22,5 +22,3 @@ romstage-y += romstage.c
romstage-y += pmc.c
romstage-y += report_platform.c
romstage-$(CONFIG_ENABLE_BUILTIN_COM1) += uart.c
-
-$(obj)/soc/intel/fsp_baytrail/romstage/romstage.romstage.o : $(obj)/build.h \ No newline at end of file
diff --git a/src/soc/intel/fsp_baytrail/romstage/romstage.c b/src/soc/intel/fsp_baytrail/romstage/romstage.c
index cd3cd90d21..6dff7434cf 100644
--- a/src/soc/intel/fsp_baytrail/romstage/romstage.c
+++ b/src/soc/intel/fsp_baytrail/romstage/romstage.c
@@ -40,7 +40,7 @@
#include <drivers/intel/fsp/fsp_util.h>
#include <baytrail/pmc.h>
#include <baytrail/spi.h>
-#include <build.h>
+#include <version.h>
#include <pc80/mc146818rtc.h>
#include <device/pci_def.h>
#include <console/cbmem_console.h>
@@ -142,11 +142,8 @@ static void baytrail_rtc_init(void)
if (rtc_failed) {
printk(BIOS_DEBUG,
- "RTC Failure detected. Resetting Date to %x/%x/%x%x\n",
- COREBOOT_BUILD_MONTH_BCD,
- COREBOOT_BUILD_DAY_BCD,
- 0x20,
- COREBOOT_BUILD_YEAR_BCD);
+ "RTC Failure detected. Resetting Date to %s\n",
+ coreboot_dmi_date);
write32(DEFAULT_PBASE + GEN_PMCON1, gen_pmcon1 & ~RPS);
}