summaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail
diff options
context:
space:
mode:
authormarxwang <marx.wang@intel.com>2017-12-11 14:57:49 +0800
committerAaron Durbin <adurbin@chromium.org>2017-12-13 15:42:28 +0000
commitec5a947b44f1f2bd2bd90071df2617de608cd1c2 (patch)
tree56b946e6fdd9c1248d7ad2d396c95ad6300bac43 /src/soc/intel/fsp_baytrail
parent1156c6656a3811bb57ede90521a0651f1f89065b (diff)
soc/intel/skylake: make tcc_offset take effect
Currently, "tcc_offset" defined in devicetree is overwritten by Intel FSP-S UPD "TccActivationOffset". This patch will make "TccActivationOffset" refer to "tcc_offset". TEST=check if MSR (0x1a2[29:24]) value is updated with "tcc_offset" by iotools (rdmsr 0 0x1a2). Change-Id: Ibc6f33bea19a1d59bc7e407815210942b38f0702 Signed-off-by: marxwang <marx.wang@intel.com> Reviewed-on: https://review.coreboot.org/22818 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/soc/intel/fsp_baytrail')
0 files changed, 0 insertions, 0 deletions