diff options
author | Werner Zeh <werner.zeh@siemens.com> | 2015-02-10 10:16:12 +0100 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2015-03-05 12:45:10 +0100 |
commit | b5a374d58befa96f718d0c2cee9afafb60867f18 (patch) | |
tree | 6be19a296a2155b51933901d83cdd3d2025a6654 /src/soc/intel/fsp_baytrail/Kconfig | |
parent | fb9d4caf160436a9f9b16f2103cf635da8460685 (diff) |
fsp_baytrail: Add new microcode for Bay Trail M
Add a new microcode for Bay Trail M D0 stepping used
in cpu N2807 silicon.
In addition, a selection of the used CPU type has
been added (I or M/D) which allows to use only the
really needed microcode for a given CPU type.
Change-Id: I373fc9b535f1dc97eaa9f76ae46f0b69b247a8a0
Signed-off-by: Werner Zeh <werner.zeh@siemens.com>
Reviewed-on: http://review.coreboot.org/8399
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/Kconfig')
-rw-r--r-- | src/soc/intel/fsp_baytrail/Kconfig | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/intel/fsp_baytrail/Kconfig b/src/soc/intel/fsp_baytrail/Kconfig index 87839c40b4..d97879fc5d 100644 --- a/src/soc/intel/fsp_baytrail/Kconfig +++ b/src/soc/intel/fsp_baytrail/Kconfig @@ -50,6 +50,10 @@ config CPU_SPECIFIC_OPTIONS select SUPPORT_CPU_UCODE_IN_CBFS select ROMSTAGE_RTC_INIT +config SOC_INTEL_FSP_BAYTRAIL_MD + bool + default n + config BOOTBLOCK_CPU_INIT string default "soc/intel/fsp_baytrail/bootblock/bootblock.c" |