aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/denverton_ns/chip.c
diff options
context:
space:
mode:
authorJulien Viard de Galbert <jviarddegalbert@online.net>2018-02-26 18:32:59 +0100
committerMartin Roth <martinroth@google.com>2018-05-08 03:06:04 +0000
commit2d0aaa7fc1f0ad197bca92581581bdd633b09b33 (patch)
tree25698c5608235ad6bdf707d4c94cf8a05e5da52a /src/soc/intel/denverton_ns/chip.c
parentad126109ca0739d08a42cb7c0ae25fabf3d981d5 (diff)
soc/intel/denverton_ns: Fill dimm info for SMBIOS table 17
Rework display_fsp_smbios_memory_info_hob (shared code). Import code to convert memory HOB to dimm info for SMBIOS table 17 mostly copied from fsp1_1 mainboard_save_dimm_info. Change-Id: Id5c4ceaf4e65359f72ec764f0914b5daa82f257e Signed-off-by: Julien Viard de Galbert <jviarddegalbert@online.net> Reviewed-on: https://review.coreboot.org/23851 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/denverton_ns/chip.c')
-rw-r--r--src/soc/intel/denverton_ns/chip.c7
1 files changed, 6 insertions, 1 deletions
diff --git a/src/soc/intel/denverton_ns/chip.c b/src/soc/intel/denverton_ns/chip.c
index 6600ba2574..a19f32a834 100644
--- a/src/soc/intel/denverton_ns/chip.c
+++ b/src/soc/intel/denverton_ns/chip.c
@@ -32,6 +32,7 @@
#include <soc/ramstage.h>
#include <soc/fiamux.h>
#include <spi-generic.h>
+#include <soc/hob_mem.h>
static void pci_domain_set_resources(device_t dev)
{
@@ -64,7 +65,11 @@ static void soc_enable_dev(device_t dev)
dev->ops = &cpu_bus_ops;
}
-static void soc_init(void *data) { fsp_silicon_init(false); }
+static void soc_init(void *data)
+{
+ fsp_silicon_init(false);
+ soc_save_dimm_info();
+}
static void soc_final(void *data) {}