summaryrefslogtreecommitdiff
path: root/src/soc/intel/common
diff options
context:
space:
mode:
authorShelley Chen <shchen@google.com>2021-09-28 12:57:05 -0700
committerShelley Chen <shchen@google.com>2021-09-29 20:20:49 +0000
commitae364008a7c13b3d4951acbf3554f16c9fb89d1b (patch)
treed721f0189408eefb3735cb5fbbe2a7faf63d4e13 /src/soc/intel/common
parent10129f81ac9fbbdafdedaa086c4d777c9d0604f2 (diff)
herobrine: Initialize SAR sensor QUP
Initializing SAR sensor (QUP2, address 0x988000) BUG=b:198456205 BRANCH=None TEST=Boot into kernel and make sure no i2c errors for 0x988000 in dmesg Change-Id: I75b0e9173d4c49b5e7308158a678964d6637b225 Signed-off-by: Shelley Chen <shchen@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58023 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/soc/intel/common')
0 files changed, 0 insertions, 0 deletions