summaryrefslogtreecommitdiff
path: root/src/soc/intel/common
diff options
context:
space:
mode:
authorPatrick Rudolph <siro@das-labor.org>2016-06-15 20:28:32 +0200
committerMartin Roth <martinroth@google.com>2016-06-20 22:00:40 +0200
commit55409ebbb65cd52c4f5c47f0c1232e8bef0cc4a3 (patch)
tree3f84897c8ac730e8868c2f0ca051c4880a5d46cd /src/soc/intel/common
parentd4c53e3fdd29612641ae402b57495401e67a414e (diff)
nb/intel/sandybridge/raminit: Use supported CAS
Instead of programming unsupported CAS use the highest supported value. Start at DDR3 maximum of CAS 18T. Increase error message verbosity level. Useful for overclocking. Tested on Lenovo T520 and DDR3-1600 DIMM (RMT3170eb86e9w16). Allows to run a DDR3-1600 DIMM at 933Mhz. Change-Id: I2e8aadd541f06fa032ad7095c9a2d5e3bb7613f3 Signed-off-by: Patrick Rudolph <siro@das-labor.org> Reviewed-on: https://review.coreboot.org/15217 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Alexander Couzens <lynxis@fe80.eu>
Diffstat (limited to 'src/soc/intel/common')
0 files changed, 0 insertions, 0 deletions