summaryrefslogtreecommitdiff
path: root/src/soc/intel/common
diff options
context:
space:
mode:
authorJulien Viard de Galbert <jviarddegalbert@online.net>2018-03-29 11:36:21 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-05-14 21:03:17 +0000
commit3ac3a68eef7ebd14cee7e09e22f02a8f6ce54f24 (patch)
tree97de336fd9e5a83956802cfdec0afae336382c34 /src/soc/intel/common
parent7ebb6b0f00ed6b8f92749cc4b035f02c001197e7 (diff)
soc/intel/denverton_ns: port gpio to intelblock
The intelblock code is common code already used by appololake and cannonlake platform. The denverton platform also use a similar gpio controller so the intelblock code can be used as well. Change-Id: I7ecfb5a3527e9c893930149f7b847a41c5dd9374 Signed-off-by: Julien Viard de Galbert <jviarddegalbert@online.net> Reviewed-on: https://review.coreboot.org/24928 Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/common')
-rw-r--r--src/soc/intel/common/block/gpio/gpio.c1
-rw-r--r--src/soc/intel/common/block/pcr/pcr.c1
2 files changed, 0 insertions, 2 deletions
diff --git a/src/soc/intel/common/block/gpio/gpio.c b/src/soc/intel/common/block/gpio/gpio.c
index eea2554690..50a3a0266c 100644
--- a/src/soc/intel/common/block/gpio/gpio.c
+++ b/src/soc/intel/common/block/gpio/gpio.c
@@ -18,7 +18,6 @@
#include <gpio.h>
#include <intelblocks/itss.h>
#include <intelblocks/pcr.h>
-#include <soc/pcr_ids.h>
#include <soc/pm.h>
#include <types.h>
diff --git a/src/soc/intel/common/block/pcr/pcr.c b/src/soc/intel/common/block/pcr/pcr.c
index 39f9bb832f..cf50fdc0aa 100644
--- a/src/soc/intel/common/block/pcr/pcr.c
+++ b/src/soc/intel/common/block/pcr/pcr.c
@@ -19,7 +19,6 @@
#include <intelblocks/pcr.h>
#include <device/pci_ops.h>
#include <soc/pci_devs.h>
-#include <soc/pcr_ids.h>
#include <timer.h>
#if !defined(CONFIG_PCR_BASE_ADDRESS) || (CONFIG_PCR_BASE_ADDRESS == 0)