summaryrefslogtreecommitdiff
path: root/src/soc/intel/common
diff options
context:
space:
mode:
authorLijian Zhao <lijian.zhao@intel.com>2018-11-29 16:24:24 -0800
committerDuncan Laurie <dlaurie@chromium.org>2018-12-04 23:29:28 +0000
commitad1e49afacae6e38cc7d735f67b6f2afb6d9fb71 (patch)
tree25538b52b5e4dfe3eff86bc9fea44b7fa7a08467 /src/soc/intel/common
parent46f3fa825fa8f1ca93bfcb814e18e997a082443b (diff)
soc/intel/common: Limit BIOS region cache to 16MB
Cache BIOS region can boost boot performance, however it can't be over 16MB, according to processor EDS vol1(Apollolake/Skylake/WhiskeyLake), FLASH+APIC LT will be less than 20MB under 4G. Set the maxiam to 16GB to save numbers of mtrr entries. BUG=b:119267832 TEST=Build and boot up fine on whiskeylake rvp platform. Change-Id: I46a47c8bf66b14fb2fcb7b6b1d30d02886c450a4 Signed-off-by: Lijian Zhao <lijian.zhao@intel.com> Reviewed-on: https://review.coreboot.org/c/29944 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/common')
-rw-r--r--src/soc/intel/common/block/fast_spi/fast_spi.c6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/fast_spi/fast_spi.c b/src/soc/intel/common/block/fast_spi/fast_spi.c
index 5ff0872a4f..ae4abc8ff1 100644
--- a/src/soc/intel/common/block/fast_spi/fast_spi.c
+++ b/src/soc/intel/common/block/fast_spi/fast_spi.c
@@ -240,6 +240,12 @@ void fast_spi_cache_bios_region(void)
if (!bios_size)
return;
+ /* LOCAL APIC default address is 0xFEE0000, bios_size over 16MB will
+ * cause memory type conflict when setting memory type to write
+ * protection, so limit the cached bios region to be no more than 16MB.
+ * */
+ bios_size = MIN(bios_size, 16 * MiB);
+
/* Round to power of two */
alignment = 1UL << (log2_ceil(bios_size));
bios_size = ALIGN_UP(bios_size, alignment);