diff options
| author | Tim Wawrzynczak <twawrzynczak@chromium.org> | 2021-12-02 16:19:14 -0700 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2021-12-13 13:54:52 +0000 |
| commit | 1ac0dc164d81f28602668cdb559b44f18dd4227d (patch) | |
| tree | cd52a6330f2afb8343fbaa37857e3caa7113ed30 /src/soc/intel/common/block | |
| parent | dcf045918b8584d23e487f70959ebbb2ef4492b6 (diff) | |
soc/intel/tigerlake: Define soc_get_pcie_rp_type
In order to distinguish PCH from CPU PCIe RPs, define the
soc_get_pcie_rp_type function for Tiger Lake.
BUG=b:197983574
Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Change-Id: Ic3f7d3f2fc12ae2b53604cd8f8b694a7674c3620
Reviewed-on: https://review.coreboot.org/c/coreboot/+/59853
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Diffstat (limited to 'src/soc/intel/common/block')
| -rw-r--r-- | src/soc/intel/common/block/include/intelblocks/pcie_rp.h | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/include/intelblocks/pcie_rp.h b/src/soc/intel/common/block/include/intelblocks/pcie_rp.h index f74706e9bf..ff10c51d43 100644 --- a/src/soc/intel/common/block/include/intelblocks/pcie_rp.h +++ b/src/soc/intel/common/block/include/intelblocks/pcie_rp.h @@ -117,4 +117,8 @@ enum pcie_rp_type { PCIE_RP_PCH, }; +/* For PCIe RTD3 support, each SoC that uses it must implement this function. */ +struct device; /* Not necessary to include all of device/device.h */ +enum pcie_rp_type soc_get_pcie_rp_type(const struct device *dev); + #endif /* SOC_INTEL_COMMON_BLOCK_PCIE_RP_H */ |