aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/uart
diff options
context:
space:
mode:
authorTan, Lean Sheng <lean.sheng.tan@intel.com>2020-01-20 19:13:56 -0800
committerPatrick Georgi <pgeorgi@google.com>2020-01-22 15:42:26 +0000
commit26136092c01b8d29fde68058597b74923c21a41f (patch)
treea95aa8cd3df3197a72d56e396dfa9fc86fb301fa /src/soc/intel/common/block/uart
parent8406179eff18144cad3584f28554186baf8e1a37 (diff)
soc/intel/common: Add Elkhartlake Device IDs
Add Elkhartlake CPU, SA and PCH IDs. EHL PCH is code named as MCC. Also add a MCH ID (JSL_EHL) which is shared by both JSL and EHL SKUs. Signed-off-by: Lean Sheng Tan <lean.sheng.tan@intel.com> Change-Id: I03f15832143bcc3095a3936c65fbc30a95e7f0f6 Reviewed-on: https://review.coreboot.org/c/coreboot/+/38489 Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Ronak Kanabar <ronak.kanabar@intel.com> Reviewed-by: Werner Zeh <werner.zeh@siemens.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/common/block/uart')
-rw-r--r--src/soc/intel/common/block/uart/uart.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/uart/uart.c b/src/soc/intel/common/block/uart/uart.c
index bcb04ac85a..08c0090b21 100644
--- a/src/soc/intel/common/block/uart/uart.c
+++ b/src/soc/intel/common/block/uart/uart.c
@@ -284,6 +284,9 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_JSP_PRE_PROD_UART0,
PCI_DEVICE_ID_INTEL_JSP_PRE_PROD_UART1,
PCI_DEVICE_ID_INTEL_JSP_PRE_PROD_UART2,
+ PCI_DEVICE_ID_INTEL_MCC_UART0,
+ PCI_DEVICE_ID_INTEL_MCC_UART1,
+ PCI_DEVICE_ID_INTEL_MCC_UART2,
0,
};