aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/sata
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-04-29 09:57:05 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-05-01 16:36:26 +0000
commit2ec1c13ac4a9724095ce71783fd52f70a0b1536d (patch)
treedf15407f69cfc7899aa06ad3f35dec32164c4d07 /src/soc/intel/common/block/sata
parentb887adf7a56f2877c41e808002f30841a6679eb6 (diff)
soc/intel/common: Fix 16-bit read/write PCI_COMMAND register
Change-Id: I09cc69a20dc67c0f48b35bfd2afeaba9e2ee5064 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40843 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/intel/common/block/sata')
-rw-r--r--src/soc/intel/common/block/sata/sata.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/soc/intel/common/block/sata/sata.c b/src/soc/intel/common/block/sata/sata.c
index 40b9ac6078..93ba867889 100644
--- a/src/soc/intel/common/block/sata/sata.c
+++ b/src/soc/intel/common/block/sata/sata.c
@@ -34,8 +34,7 @@ static void sata_final(struct device *dev)
u8 port_impl, temp;
/* Set Bus Master */
- temp = pci_read_config32(dev, PCI_COMMAND);
- pci_write_config32(dev, PCI_COMMAND, temp | PCI_COMMAND_MASTER);
+ pci_or_config16(dev, PCI_COMMAND, PCI_COMMAND_MASTER);
/* Read Ports Implemented (GHC_PI) */
port_impl = read8(ahcibar + SATA_ABAR_PORT_IMPLEMENTED);