aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/include/intelblocks/gpio_defs.h
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2018-10-04 11:11:49 -0700
committerFurquan Shaikh <furquan@google.com>2018-10-06 00:18:25 +0000
commit6bedbd6116099f1373f6989ab43daf1164c2fbfe (patch)
tree527c7531c670af87f95c2a2de0ff2d7d2727f08a /src/soc/intel/common/block/include/intelblocks/gpio_defs.h
parent2c343386dffe747dad93c06cbef938d467f481e5 (diff)
soc/intel/common, mb/google, mb/siemens: Use lower case x for RXD
In order to make the macro name consistent for all PAD_CFG1_IOSSTATE_* macros, this change uses lower case x for *RXD*. It helps avoid confusion when using the macros. Change-Id: I6b1ce259ed184bcf8224dff334fcf0a0289f1788 Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/28924 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/common/block/include/intelblocks/gpio_defs.h')
-rw-r--r--src/soc/intel/common/block/include/intelblocks/gpio_defs.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/common/block/include/intelblocks/gpio_defs.h b/src/soc/intel/common/block/include/intelblocks/gpio_defs.h
index a8d5ac9eeb..855659a2e9 100644
--- a/src/soc/intel/common/block/include/intelblocks/gpio_defs.h
+++ b/src/soc/intel/common/block/include/intelblocks/gpio_defs.h
@@ -84,10 +84,10 @@
#define PAD_CFG1_IOSSTATE_Tx0RxDCRx0 (0x1 << 14)
/* Tx enabled driving 0, Rx disabled and Rx driving 1 back to its controller
* internally */
-#define PAD_CFG1_IOSSTATE_Tx0RXDCRx1 (0x2 << 14)
+#define PAD_CFG1_IOSSTATE_Tx0RxDCRx1 (0x2 << 14)
/* Tx enabled driving 1, Rx disabled and Rx driving 0 back to its controller
* internally */
-#define PAD_CFG1_IOSSTATE_Tx1RXDCRx0 (0x3 << 14)
+#define PAD_CFG1_IOSSTATE_Tx1RxDCRx0 (0x3 << 14)
/* Tx enabled driving 1, Rx disabled and Rx driving 1 back to its controller
* internally */
#define PAD_CFG1_IOSSTATE_Tx1RxDCRx1 (0x4 << 14)