aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/i2c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-04-29 09:57:05 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-05-01 16:36:26 +0000
commit2ec1c13ac4a9724095ce71783fd52f70a0b1536d (patch)
treedf15407f69cfc7899aa06ad3f35dec32164c4d07 /src/soc/intel/common/block/i2c
parentb887adf7a56f2877c41e808002f30841a6679eb6 (diff)
soc/intel/common: Fix 16-bit read/write PCI_COMMAND register
Change-Id: I09cc69a20dc67c0f48b35bfd2afeaba9e2ee5064 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40843 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/intel/common/block/i2c')
-rw-r--r--src/soc/intel/common/block/i2c/i2c.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/common/block/i2c/i2c.c b/src/soc/intel/common/block/i2c/i2c.c
index b9638fe242..38e96ee09b 100644
--- a/src/soc/intel/common/block/i2c/i2c.c
+++ b/src/soc/intel/common/block/i2c/i2c.c
@@ -69,7 +69,7 @@ static int lpss_i2c_early_init_bus(unsigned int bus)
/* Prepare early base address for access before memory */
base = dw_i2c_get_soc_early_base(bus);
pci_write_config32(dev, PCI_BASE_ADDRESS_0, base);
- pci_write_config32(dev, PCI_COMMAND,
+ pci_write_config16(dev, PCI_COMMAND,
PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER);
/* Take device out of reset */