aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/cpu
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2018-04-17 11:37:28 -0600
committerPatrick Georgi <pgeorgi@google.com>2018-04-23 09:18:07 +0000
commitae18f80febc3ecaacc0314e942a4f8b248bfcc4c (patch)
tree0b18a060a00b7ec302e8bcb1fcb0edf166fbad5d /src/soc/intel/common/block/cpu
parent7f5e73463882a92b64dc9f3ffd72a3bc0762300c (diff)
cpu/x86: move NXE and PAT accesses to paging module
The EFER and PAT MSRs are x86 architecturally defined. Therefore, move the macro defintions to msr.h. Add 'paging' prefix to the PAT and NXE pae/paging functions to namespace things a little better. BUG=b:72728953 Change-Id: I1ab2c4ff827e19d5ba4e3b6eaedb3fee6aaef14d Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/25713 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Justin TerAvest <teravest@chromium.org>
Diffstat (limited to 'src/soc/intel/common/block/cpu')
-rw-r--r--src/soc/intel/common/block/cpu/cpulib.c20
1 files changed, 0 insertions, 20 deletions
diff --git a/src/soc/intel/common/block/cpu/cpulib.c b/src/soc/intel/common/block/cpu/cpulib.c
index 0b1599a804..e768f8c5a4 100644
--- a/src/soc/intel/common/block/cpu/cpulib.c
+++ b/src/soc/intel/common/block/cpu/cpulib.c
@@ -314,23 +314,3 @@ void mca_configure(void)
(msr_t) {.lo = 0xffffffff, .hi = 0xffffffff});
}
}
-
-void set_nxe(uint8_t enable)
-{
- msr_t msr = rdmsr(IA32_EFER);
-
- if (enable)
- msr.lo |= EFER_NXE;
- else
- msr.lo &= ~EFER_NXE;
-
- wrmsr(IA32_EFER, msr);
-}
-
-void set_pat(uint64_t pat)
-{
- msr_t msr;
- msr.lo = pat;
- msr.hi = pat >> 32;
- wrmsr(MSR_IA32_PAT, msr);
-}