aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/romstage
diff options
context:
space:
mode:
authorMario Scheithauer <mario.scheithauer@siemens.com>2019-06-03 16:22:56 +0200
committerWerner Zeh <werner.zeh@siemens.com>2019-06-06 10:57:17 +0000
commitfa36c6c3eed187f3ebc912eede900c8889df481d (patch)
tree1416c324647cd6ca11c94cad9cf625fe285fda23 /src/soc/intel/cannonlake/romstage
parent5eb81bed2ea503aaf910430da492ed75d27ef94f (diff)
siemens/mc_apl5: Add own GPIO table
Because of some differences to the baseboard this board variant needs its own GPIO table. Change-Id: Ie3424cb0b867c5d43cd7db9e9ae654196cef5e90 Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/33172 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/soc/intel/cannonlake/romstage')
0 files changed, 0 insertions, 0 deletions