aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/romstage
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2017-07-27 11:43:53 -0400
committerMatt DeVillier <matt.devillier@gmail.com>2017-10-26 06:40:33 +0000
commita547e40992b46a297c0915d3d387514203e9c833 (patch)
tree3198accae9495303f600a0b7c68153c9e6929926 /src/soc/intel/cannonlake/romstage
parentc6202e8c00ba32a7a0b8516992a3a2f72caa7df2 (diff)
purism/librem_skl: add new variant Librem 15 v3
Add new board librem15v3 as a variant of the librem_skl baseboard. Changes from the librem13v2: - Change board name and version - Change GPIO A18, A19, A20, D9, D10 and D11 from NC to GPIO - Enable PCI device 1c.4 - Change USB port definitions in devicetree TEST: build w/SeaBIOS, boot PureOS on Librem 15 v3 hardware Change-Id: I7c762a34f5b961c908e4a29ec331da4b0dea9986 Signed-off-by: Youness Alaoui <youness.alaoui@puri.sm> Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/22048 Reviewed-by: Youness Alaoui <snifikino@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/soc/intel/cannonlake/romstage')
0 files changed, 0 insertions, 0 deletions