aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/romstage/fsp_params.c
diff options
context:
space:
mode:
authorSumeet R Pawnikar <sumeet.r.pawnikar@intel.com>2020-08-03 22:29:39 +0530
committerKarthik Ramasubramanian <kramasub@google.com>2020-08-12 16:36:06 +0000
commit4dfdce4223e9689d230809b64178af4af60b0dd6 (patch)
treef810307ee1a5001285cc0cc1dd6f2d292658b8b9 /src/soc/intel/cannonlake/romstage/fsp_params.c
parent1ba3833ba3d602332f6c557199cb27a29d31c217 (diff)
mb/google/dedede/variants/drawcia: add DTT support
Add DTT (Dynamic Tuning Technology) support on Jasper Lake based drawcia system. Add information on sensors, power limits and tcc_offset for DTT based thermal control. BRANCH=None BUG=b:161993459 TEST=Built for dedede system Change-Id: If50052864fb246a6a8f7d96fa50529e5f55968c0 Signed-off-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44148 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/soc/intel/cannonlake/romstage/fsp_params.c')
0 files changed, 0 insertions, 0 deletions