diff options
| author | Lijian Zhao <lijian.zhao@intel.com> | 2018-11-14 16:15:46 -0800 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2018-11-17 07:25:54 +0000 |
| commit | 79152f3c811879cc61576b7d8788d7bdda17066d (patch) | |
| tree | 1c41115b6bfdb3702c2da016d9f1e19760121763 /src/soc/intel/cannonlake/fsp_params.c | |
| parent | 28114ae71bd94c5db17073e1e9a96173331055be (diff) | |
soc/intel/cannonlake: Add options for pcie ltr
FSP can support enable/disable Pci express LTR (Latency Tolerance
Reporting) mechanism through upd interface. Include that into coreboot
side.
BUG=N/A
TEST=N/A
Change-Id: I69b423afa4f81a2d58375734bba07792e08931d5
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
Reviewed-on: https://review.coreboot.org/29642
Reviewed-by: Pratikkumar V Prajapati <pratikkumar.v.prajapati@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/cannonlake/fsp_params.c')
| -rw-r--r-- | src/soc/intel/cannonlake/fsp_params.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/intel/cannonlake/fsp_params.c b/src/soc/intel/cannonlake/fsp_params.c index 3314f6d989..f95745983d 100644 --- a/src/soc/intel/cannonlake/fsp_params.c +++ b/src/soc/intel/cannonlake/fsp_params.c @@ -171,6 +171,8 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd) sizeof(config->PcieClkSrcUsage)); memcpy(params->PcieClkSrcClkReq, config->PcieClkSrcClkReq, sizeof(config->PcieClkSrcClkReq)); + memcpy(params->PcieRpLtrEnable, config->PcieRpLtrEnable, + sizeof(config->PcieRpLtrEnable)); /* eMMC and SD */ dev = dev_find_slot(0, PCH_DEVFN_EMMC); |