diff options
| author | Marshall Dawson <marshalldawson3rd@gmail.com> | 2017-09-27 16:44:40 -0600 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2017-11-17 17:40:51 +0000 |
| commit | 91b80416b700bbc40f282ba090b1f43d822f36fc (patch) | |
| tree | a0ec150140a8a9a1be78e12ffc4a0c679c64cb8d /src/soc/intel/cannonlake/acpi | |
| parent | 081851a9e470cb0236650fd0de33b2f5b0384a32 (diff) | |
amd/stoneyridge: Enable SMI trap on SlpTyp
Program PMx08 to support SMIs when software writes the SlpTyp bit in
the Pm1Control register. The southbridge needs to send the SMI message
prior to the completion response of the I/O cycle. Also, disable
sending the STPCLK message before the completion response.
Disable the SlpTyp functionality, then enable the SMI source.
BUG=b:65595850
Change-Id: I8db0df36b285ad26c8c9e62c3857fb6580c35229
Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-on: https://review.coreboot.org/21752
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/cannonlake/acpi')
0 files changed, 0 insertions, 0 deletions