aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell
diff options
context:
space:
mode:
authorPaul Menzel <pmenzel@molgen.mpg.de>2021-12-15 10:47:05 +0100
committerFelix Held <felix-coreboot@felixheld.de>2021-12-16 14:17:36 +0000
commit7f5a1eeb24b6e3523d836cb0d3533fbb12f9fdf3 (patch)
treec1cfed28bc081c572f52fdc4933628d050b9c8f8 /src/soc/intel/broadwell
parent74d2218cc7c5b9d07528a2ffb3b727e52e688bd3 (diff)
Spell *Boot Guard* with a space for official spelling
See for example Intel document *Secure the Network Infrastructure – Secure Boot Methodologies* [1]. Change all occurrences with the command below: $ git grep -l BootGuard | xargs sed -i 's/BootGuard/Boot Guard/g' [1]: https://builders.intel.com/docs/networkbuilders/secure-the-network-infrastructure-secure-boot-methodologies.pdf Change-Id: I69fb64b525fb4799bcb9d75624003c0d59b885b5 Signed-off-by: Paul Menzel <pmenzel@molgen.mpg.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60136 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/broadwell')
-rw-r--r--src/soc/intel/broadwell/northbridge.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/northbridge.c b/src/soc/intel/broadwell/northbridge.c
index 76ea35f87a..4511c07502 100644
--- a/src/soc/intel/broadwell/northbridge.c
+++ b/src/soc/intel/broadwell/northbridge.c
@@ -272,7 +272,7 @@ static void mc_add_dram_resources(struct device *dev, int *resource_cnt)
/*
* DMA Protected Range can be reserved below TSEG for PCODE patch
- * or TXT/BootGuard related data. Rather than report a base address
+ * or TXT/Boot Guard related data. Rather than report a base address
* the DPR register reports the TOP of the region, which is the same
* as TSEG base. The region size is reported in MiB in bits 11:4.
*/