summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/pch
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2020-12-19 19:10:45 +0200
committerAngel Pons <th3fanbus@gmail.com>2021-01-03 11:33:54 +0000
commit26e0f4cefc9423fafc7e105796df93026026c48c (patch)
treed3129a510964707fa9a99df590f5d5ac91f9e544 /src/soc/intel/broadwell/pch
parent1749b77b234831bcf2c7df4fb5c3299f8a477b14 (diff)
sb,soc/intel: Convert some CONFIG(CHROMEOS) preprocessor
Change-Id: I964f4340caa20124a15e52c055d2f27ba5113687 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48783 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/broadwell/pch')
-rw-r--r--src/soc/intel/broadwell/pch/me.c8
1 files changed, 2 insertions, 6 deletions
diff --git a/src/soc/intel/broadwell/pch/me.c b/src/soc/intel/broadwell/pch/me.c
index 40a81d8810..88d2172be9 100644
--- a/src/soc/intel/broadwell/pch/me.c
+++ b/src/soc/intel/broadwell/pch/me.c
@@ -28,10 +28,7 @@
#include <soc/rcba.h>
#include <soc/intel/broadwell/pch/chip.h>
-#if CONFIG(CHROMEOS)
#include <vendorcode/google/chromeos/chromeos.h>
-#include <vendorcode/google/chromeos/gnvs.h>
-#endif
/* Path that the BIOS should take based on ME state */
static const char *me_bios_path_values[] = {
@@ -772,10 +769,9 @@ static int intel_me_extend_valid(struct device *dev)
}
printk(BIOS_DEBUG, "\n");
-#if CONFIG(CHROMEOS)
/* Save hash in NVS for the OS to verify */
- chromeos_set_me_hash(extend, count);
-#endif
+ if (CONFIG(CHROMEOS))
+ chromeos_set_me_hash(extend, count);
return 0;
}