summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/include
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-29 11:02:21 +0100
committerAngel Pons <th3fanbus@gmail.com>2021-01-24 12:03:08 +0000
commit739a6ad1ac098231c34587c69237906e721b7e91 (patch)
treea8b30f1aa418b9bf8c6883e239f7aac718909816 /src/soc/intel/broadwell/include
parentd0b7a534ce798eff46a2de4857f48e65100c1572 (diff)
mb/google/auron: Use Haswell CPU code
The VR config and S0ix options are now specified for the CPU chip. Change-Id: I75e405d41b4a0605e786fe761c92535e62d0cfce Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46945 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/broadwell/include')
0 files changed, 0 insertions, 0 deletions