summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell
diff options
context:
space:
mode:
authorJeff Daly <jeffd@silicom-usa.com>2022-01-06 16:32:11 -0500
committerFelix Held <felix-coreboot@felixheld.de>2022-01-17 15:50:52 +0000
commit2a81cab066e72f18fa269c505b417036a1091ea4 (patch)
treec85ac704c3ca4f89020bd7e504b4e211df6aea8c /src/soc/intel/braswell
parent805956bce30090ea8c047f3a5c102f38c47388ee (diff)
pci_ids.h: Make Denverton IDs consistent with other Intel SoCs
Align Denverton PCI ID define names with other Intel SoCs. Also, update the names in SoC code accordingly. Signed-off-by: Jeff Daly <jeffd@silicom-usa.com> Change-Id: Id4b4d971ef8f4b3ec5920209d345edbbcfae4dec Reviewed-on: https://review.coreboot.org/c/coreboot/+/60879 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/braswell')
0 files changed, 0 insertions, 0 deletions