summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2016-11-09 23:20:30 -0600
committerAaron Durbin <adurbin@chromium.org>2016-11-12 00:19:22 +0100
commit2b3e0cdfc4ddefb85e779fa789ba21406a5f76a3 (patch)
treef28ff6229c6b6378747fc11b122d0f4c48b89880 /src/soc/intel/braswell
parent8b5d04e1abd1d7c3b9447385b043b0d902d22a54 (diff)
soc/intel/common/lpss_i2c: configure buses by rise/fall times
The default register count calculations are leading to higher frequencies than expected. Provide an alternative method for calculating the register counts by utilizing the rise and fall times of the bus. If the rise time is supplied the rise/fall time values are used, but the register overrides take precedence over the rise/fall time calculation. This allows platforms to choose whichever method works the best. BUG=chrome-os-partner:58889 Change-Id: I7747613ce51d8151848acd916c09ae97bfc4b86a Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/17350 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/soc/intel/braswell')
0 files changed, 0 insertions, 0 deletions