summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-11-30 14:53:24 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-01-16 11:51:07 +0000
commit5c29daa150c5ba0a8acbdec90013f6526ac8d1f7 (patch)
treebc8db9ff7e752d2532531bbd6dad8c8713841f39 /src/soc/intel/braswell
parentf86baf3e903ddd81369b9ef7605fb5463498cbff (diff)
buildsystem: Promote rules.h to default include
Does not fix 3rdparty/, *.S or *.ld or yet. Change-Id: I66b48013dd89540b35ab219d2b64bc13f5f19cda Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/17656 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/soc/intel/braswell')
-rw-r--r--src/soc/intel/braswell/acpi.c1
-rw-r--r--src/soc/intel/braswell/include/soc/iosf.h1
-rw-r--r--src/soc/intel/braswell/include/soc/nvs.h1
-rw-r--r--src/soc/intel/braswell/include/soc/smm.h1
-rw-r--r--src/soc/intel/braswell/pmutil.c1
-rw-r--r--src/soc/intel/braswell/spi.c1
-rw-r--r--src/soc/intel/braswell/tsc_freq.c1
7 files changed, 0 insertions, 7 deletions
diff --git a/src/soc/intel/braswell/acpi.c b/src/soc/intel/braswell/acpi.c
index efddc3b447..44f1d3a7a0 100644
--- a/src/soc/intel/braswell/acpi.c
+++ b/src/soc/intel/braswell/acpi.c
@@ -30,7 +30,6 @@
#include <device/pci.h>
#include <ec/google/chromeec/ec.h>
#include <drivers/intel/gma/opregion.h>
-#include <rules.h>
#include <soc/acpi.h>
#include <soc/gfx.h>
#include <soc/iomap.h>
diff --git a/src/soc/intel/braswell/include/soc/iosf.h b/src/soc/intel/braswell/include/soc/iosf.h
index 464f1cd702..f02f07e3a8 100644
--- a/src/soc/intel/braswell/include/soc/iosf.h
+++ b/src/soc/intel/braswell/include/soc/iosf.h
@@ -17,7 +17,6 @@
#ifndef _SOC_IOSF_H_
#define _SOC_IOSF_H_
-#include <rules.h>
#include <stdint.h>
#if ENV_RAMSTAGE
#include <device/device.h>
diff --git a/src/soc/intel/braswell/include/soc/nvs.h b/src/soc/intel/braswell/include/soc/nvs.h
index 7f044a5d21..d2dc70659e 100644
--- a/src/soc/intel/braswell/include/soc/nvs.h
+++ b/src/soc/intel/braswell/include/soc/nvs.h
@@ -19,7 +19,6 @@
#define _SOC_NVS_H_
#include <commonlib/helpers.h>
-#include <rules.h>
#include <soc/device_nvs.h>
#include <vendorcode/google/chromeos/gnvs.h>
diff --git a/src/soc/intel/braswell/include/soc/smm.h b/src/soc/intel/braswell/include/soc/smm.h
index 13b511ac7d..93065a2a94 100644
--- a/src/soc/intel/braswell/include/soc/smm.h
+++ b/src/soc/intel/braswell/include/soc/smm.h
@@ -17,7 +17,6 @@
#ifndef _SOC_SMM_H_
#define _SOC_SMM_H_
-#include <rules.h>
#if ENV_RAMSTAGE
#include <stdint.h>
diff --git a/src/soc/intel/braswell/pmutil.c b/src/soc/intel/braswell/pmutil.c
index 8dbb499202..be1b49ea29 100644
--- a/src/soc/intel/braswell/pmutil.c
+++ b/src/soc/intel/braswell/pmutil.c
@@ -18,7 +18,6 @@
#include <arch/io.h>
#include <cbmem.h>
#include <console/console.h>
-#include <rules.h>
#include <soc/iomap.h>
#include <soc/lpc.h>
#include <soc/pci_devs.h>
diff --git a/src/soc/intel/braswell/spi.c b/src/soc/intel/braswell/spi.c
index 988832d09d..febf1d25b7 100644
--- a/src/soc/intel/braswell/spi.c
+++ b/src/soc/intel/braswell/spi.c
@@ -19,7 +19,6 @@
#include <commonlib/helpers.h>
#include <console/console.h>
#include <delay.h>
-#include <rules.h>
#include <soc/lpc.h>
#include <soc/pci_devs.h>
#include <spi_flash.h>
diff --git a/src/soc/intel/braswell/tsc_freq.c b/src/soc/intel/braswell/tsc_freq.c
index 891aaff7de..28e3761165 100644
--- a/src/soc/intel/braswell/tsc_freq.c
+++ b/src/soc/intel/braswell/tsc_freq.c
@@ -16,7 +16,6 @@
#include <cpu/x86/msr.h>
#include <cpu/x86/tsc.h>
-#include <rules.h>
#include <soc/msr.h>
#if ENV_RAMSTAGE
#include <soc/ramstage.h>