diff options
| author | Tim Chen <tim-chen@quanta.corp-partner.google.com> | 2020-07-15 20:19:10 +0800 |
|---|---|---|
| committer | Edward O'Callaghan <quasisec@chromium.org> | 2020-07-20 12:37:19 +0000 |
| commit | 24a61841e312773d6be2be6bca955fff9272ed81 (patch) | |
| tree | 7711d08f6ced834d2625025c51bbd9b6acc1d876 /src/soc/intel/braswell/sd.c | |
| parent | 3658c629086754fd4ad66d64f7d9862acfe31ef5 (diff) | |
mb/google/puff: update USB3 gen2 parameters
Based on USB3 gen2 SI report to fine tune the parameters for USB3 gen2.
BRANCH=none
BUG=b:150515720
TEST=build and check the USB3 gen2 register on DUT is correct.
Change-Id: I6ec109871d682a1ae2fa4c22fdd6b87ad8a39e9e
Signed-off-by: Tim Chen <tim-chen@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43482
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jamie Chen <jamie.chen@intel.com>
Reviewed-by: Edward O'Callaghan <quasisec@chromium.org>
Diffstat (limited to 'src/soc/intel/braswell/sd.c')
0 files changed, 0 insertions, 0 deletions