summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/lpss.c
diff options
context:
space:
mode:
authorJohn Zhao <john.zhao@intel.com>2021-05-19 15:33:35 -0700
committerTim Wawrzynczak <twawrzynczak@chromium.org>2021-05-26 15:43:01 +0000
commitd8bb05ade0719c31668bb153e3aea2017688a36a (patch)
treef2463abac817659e2b220f0967e1890c11abd1b8 /src/soc/intel/braswell/lpss.c
parentcf2c99f40ca47b8c066e2eac3a873e7b45d03947 (diff)
soc/intel/tigerlake: Add validity for TBT firmware authentication
After Thunderbolt firmware is downloaded to IMR, its authentication validity needs to be checked. This change adds the TBT firmware IMR status register offset and its authentication valid bit for valid_tbt_auth function usage. BUG=b:188695995 TEST=Built Voxel coreboot image successfully. Signed-off-by: John Zhao <john.zhao@intel.com> Change-Id: Ia25827f18a10bf4d2dcabfe81565ac326851af3e Reviewed-on: https://review.coreboot.org/c/coreboot/+/54709 Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/braswell/lpss.c')
0 files changed, 0 insertions, 0 deletions