summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/lpe.c
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2020-05-13 11:38:35 -0600
committerAaron Durbin <adurbin@chromium.org>2020-05-14 21:24:55 +0000
commit1ca24332c4ad8a9e466139d090500b0a523d56c8 (patch)
tree67b748f1b1af2245040f2585f194958a67688e84 /src/soc/intel/braswell/lpe.c
parent7ac6a987d03c3dc9e39c27fda76a2e8642376817 (diff)
nb/intel/sandybridge: add resources during read_resources()
The chipset code was incorrectly adding memory resources to the domain device after resource allocation occurred. It's not possible to get the correct view of the address space, and it's generally incorrect to not add resources during read_resources(). Fix the order by hanging the resources off of the host bridge device. Change-Id: I8a7081020be43da055b7de5a56dd97a7b5a9f09c Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41364 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/soc/intel/braswell/lpe.c')
0 files changed, 0 insertions, 0 deletions