summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/chip.h
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2020-08-10 20:30:36 +0200
committerFelix Held <felix-coreboot@felixheld.de>2020-08-11 19:08:43 +0000
commitf08fbf882a1517676c4b91f4c755b97a9125c6b2 (patch)
treef4ede37cc593b717a15a9ac49995c7b51d1fb56f /src/soc/intel/braswell/chip.h
parent92dd678d6a89fac4afa199202ea1db97e620ba2b (diff)
soc/amd/common/espi_util: make decode enable parameter uint32_t
Since this is a bit mask applied to the raw value of a 32 bit register, this should be a 32 bit unsigned type. Change-Id: I9d9930963d8c827a84dc1f67e2f2fa8f95ab40f2 Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44349 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/braswell/chip.h')
0 files changed, 0 insertions, 0 deletions