aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/chip.h
diff options
context:
space:
mode:
authorshkim <sh_.kim@samsung.com>2015-09-22 17:53:58 +0900
committerMartin Roth <martinroth@google.com>2016-01-28 20:46:23 +0100
commitcc728f02846a1752215503dc7897caf6fc5a1fc1 (patch)
tree807c58c07a79e8e0d98777dc72e27f78efac92f1 /src/soc/intel/braswell/chip.h
parente8cc52fab012798dd9f5ad12cd6a8d238ea360c7 (diff)
soc/braswell: Add interface to program USB2_COMPBG register
Add interface to program USB2_COMPBG register to set HS_DISC_BG and HS_SQ reference voltage for each project. TEST=Get build success and do EFT test Original-Reviewed-on: https://chromium-review.googlesource.com/300846 Original-Reviewed-by: Shawn N <shawnn@chromium.org> Original-Tested-by: shkim <sh_.kim@samsung.com> Change-Id: If2201829e1a16b4f9916547f08c24e9291358325 Signed-off-by: Kenji Chen <kenji.chen@intel.com> Signed-off-by: shkim <sh_.kim@samsung.com> Signed-off-by: Hannah Williams <hannah.williams@intel.com> Reviewed-on: https://review.coreboot.org/12739 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc/intel/braswell/chip.h')
-rw-r--r--src/soc/intel/braswell/chip.h20
1 files changed, 20 insertions, 0 deletions
diff --git a/src/soc/intel/braswell/chip.h b/src/soc/intel/braswell/chip.h
index e302d6cdf5..864f214008 100644
--- a/src/soc/intel/braswell/chip.h
+++ b/src/soc/intel/braswell/chip.h
@@ -38,6 +38,18 @@ enum lpe_clk_src {
LPE_CLK_SRC_PLL,
};
+enum usb_comp_bg_value {
+ USB_COMP_BG_575_MV = 7,
+ USB_COMP_BG_650_MV = 6,
+ USB_COMP_BG_550_MV = 5,
+ USB_COMP_BG_537_MV = 4,
+ USB_COMP_BG_625_MV = 3,
+ USB_COMP_BG_700_MV = 2,
+ USB_COMP_BG_600_MV = 1,
+ USB_COMP_BG_675_MV = 0,
+};
+
+
struct soc_intel_braswell_config {
uint8_t enable_xdp_tap;
uint8_t clkreq_enable;
@@ -61,6 +73,14 @@ struct soc_intel_braswell_config {
/* Allow PCIe devices to wake system from suspend. */
int pcie_wake_enable;
+ /* Program USB2_COMPBG register.
+ * [10:7] - select vref to AFE port
+ * x111 - 575mV, x110 - 650mV, x101 - 550mV, x100 - 537.5mV,
+ * x011 - 625mV, x010 - 700mV, x001 - 600mV, x000 - 675mV
+ */
+ enum usb_comp_bg_value usb_comp_bg;
+
+
/*
* The following fields come from fsp_vpd.h .aka. VpdHeader.h.
* These are configuration values that are passed to FSP during