diff options
| author | Angel Pons <th3fanbus@gmail.com> | 2020-07-07 17:53:38 +0200 |
|---|---|---|
| committer | Angel Pons <th3fanbus@gmail.com> | 2020-07-09 12:42:40 +0000 |
| commit | f7c551cf6efe103688bb39563a7dca692431d766 (patch) | |
| tree | 4f54b279d7e2f6f87a4c207ad932459b6434dd4f /src/soc/intel/braswell/chip.c | |
| parent | 7f87812c30ac5e4c3329911aec2ce52050a9abbb (diff) | |
soc/intel/braswell/lpss.c: Use 16-bit ops on PCI COMMAND
The PCI COMMAND register is 16 bits wide, so do not use 32-bit ops.
Change-Id: I1baba632bda4a50d5279ca3659047d1dd1e8da34
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43181
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Frans Hendriks <fhendriks@eltan.com>
Reviewed-by: Wim Vervoorn <wvervoorn@eltan.com>
Diffstat (limited to 'src/soc/intel/braswell/chip.c')
0 files changed, 0 insertions, 0 deletions