summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/acpi
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2022-12-11 23:55:57 +0100
committerFelix Singer <felixsinger@posteo.net>2022-12-12 22:09:00 +0000
commit8f75d79e749fc1fd0edf180fd68df30f0f30f811 (patch)
tree1efe151004908082c6712aad7bfb89e362537f7c /src/soc/intel/braswell/acpi
parent49384da933d46d6aa2514d44bac03c335d283607 (diff)
soc/intel/acpi: Replace LNotEqual(a,b) with ASL 2.0 syntax
Replace `LNotEqual (a, b)` with `a != b`. Change-Id: Ia1bd22a62ec2868324a88400e27ed52c9f169751 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/70619 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/braswell/acpi')
-rw-r--r--src/soc/intel/braswell/acpi/southcluster.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/braswell/acpi/southcluster.asl b/src/soc/intel/braswell/acpi/southcluster.asl
index 546c699522..0e17686f8f 100644
--- a/src/soc/intel/braswell/acpi/southcluster.asl
+++ b/src/soc/intel/braswell/acpi/southcluster.asl
@@ -154,7 +154,7 @@ Method (_CRS, 0, Serialized)
CreateDWordField (MCRS, LMEM._MIN, LMIN)
CreateDWordField (MCRS, LMEM._MAX, LMAX)
CreateDWordField (MCRS, LMEM._LEN, LLEN)
- If (LAnd (LNotEqual (LPFW, Zero), LPEN == One))
+ If (LAnd (LPFW != Zero, LPEN == One))
{
Store (LPFW, LMIN)
Store (Add (LMIN, 0x001FFFFF), LMAX)