aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/Makefile.inc
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2017-09-15 14:32:13 -0600
committerAaron Durbin <adurbin@chromium.org>2017-09-20 23:54:14 +0000
commitb19e33f05ca43a40babe4f081bf6fb0ff53f5d4f (patch)
treedf02f5666ffdb0da6951d8b5496d0e95813c939f /src/soc/intel/braswell/Makefile.inc
parent64b4bddcbc2156e9a410f07e14e58cf01d579fdb (diff)
soc/intel/braswell: refactor rtc failure checking
In order to prepare for checking RTC failure in the early boot paths move the rtc failure calculation to pmutil.c and add a helper function to determine if failure occurred. BUG=b:63054105 Change-Id: Ic4bf99dc3a26fbc3bd508e484963b9298ef1b24b Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/21556 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/braswell/Makefile.inc')
-rw-r--r--src/soc/intel/braswell/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/braswell/Makefile.inc b/src/soc/intel/braswell/Makefile.inc
index 88d024243b..8147b72cb3 100644
--- a/src/soc/intel/braswell/Makefile.inc
+++ b/src/soc/intel/braswell/Makefile.inc
@@ -12,6 +12,7 @@ romstage-y += gpio_support.c
romstage-y += iosf.c
romstage-y += lpc_init.c
romstage-y += memmap.c
+romstage-y += pmutil.c
romstage-y += tsc_freq.c
ramstage-y += acpi.c