diff options
| author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2016-07-26 14:03:31 +0300 |
|---|---|---|
| committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2016-11-08 19:16:24 +0100 |
| commit | 2bad1e7f491ea9347899498d7d8dde4e1dd9b6d4 (patch) | |
| tree | 7a1273925b7401e9d4fbe019cda72faea0494de5 /src/soc/intel/baytrail | |
| parent | 76679d1e963824aade23b7b8fec69c6a1eed4a08 (diff) | |
intel car: Remove references to DCACHE_RAM_ROMSTACK_SIZE
Not referenced in code.
Change-Id: Iea91f4418eb122fb647ec0f4f42cb786e8eadf23
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/17268
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/baytrail')
| -rw-r--r-- | src/soc/intel/baytrail/Kconfig | 13 |
1 files changed, 3 insertions, 10 deletions
diff --git a/src/soc/intel/baytrail/Kconfig b/src/soc/intel/baytrail/Kconfig index 400978567f..f4c7e117d2 100644 --- a/src/soc/intel/baytrail/Kconfig +++ b/src/soc/intel/baytrail/Kconfig @@ -99,9 +99,9 @@ endif # HAVE_MRC # | MRC usage | # | | # +-------------+ DCACHE_RAM_BASE + DCACHE_RAM_SIZE -# | Stack |\ -# | | | * DCACHE_RAM_ROMSTAGE_STACK_SIZE -# | v |/ +# | Stack | +# | | | +# | v | # +-------------+ # | ^ | # | | | @@ -131,13 +131,6 @@ config DCACHE_RAM_MRC_VAR_SIZE help The amount of cache-as-ram region required by the reference code. -config DCACHE_RAM_ROMSTAGE_STACK_SIZE - hex - default 0x800 - help - The amount of anticipated stack usage from the data cache - during pre-RAM ROM stage execution. - config RESET_ON_INVALID_RAMSTAGE_CACHE bool "Reset the system on S3 wake when ramstage cache invalid." default n |