summaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2014-12-31 21:11:51 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2015-01-14 19:45:36 +0100
commit41759274fe9388137ce16f5199c42e14ddd48f13 (patch)
tree5af0a3bb94d64ff1adb12f6d340a1f282a90f256 /src/soc/intel/baytrail
parent5780d6f3876723b94fbe3653c9d87dad6330862e (diff)
baytrail broadwell: Use timestamps internal stash
No reason to carry timestamps on CAR stack, as implementation of timestamps internally stashes on CAR_GLOBAL table and migrates those to CBMEM. Change-Id: I5b3307df728b18cd7ebf3352f7f7e270ed1e9002 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/8022 Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/soc/intel/baytrail')
-rw-r--r--src/soc/intel/baytrail/baytrail/romstage.h7
-rw-r--r--src/soc/intel/baytrail/romstage/romstage.c23
2 files changed, 5 insertions, 25 deletions
diff --git a/src/soc/intel/baytrail/baytrail/romstage.h b/src/soc/intel/baytrail/baytrail/romstage.h
index 9ea3564fa3..5fbda3725e 100644
--- a/src/soc/intel/baytrail/baytrail/romstage.h
+++ b/src/soc/intel/baytrail/baytrail/romstage.h
@@ -28,14 +28,7 @@
#include <arch/cpu.h>
#include <baytrail/mrc_wrapper.h>
-#define NUM_ROMSTAGE_TS 4
-struct romstage_timestamps {
- uint64_t times[NUM_ROMSTAGE_TS];
- int count;
-};
-
struct romstage_params {
- struct romstage_timestamps ts;
unsigned long bist;
struct mrc_params *mrc_params;
};
diff --git a/src/soc/intel/baytrail/romstage/romstage.c b/src/soc/intel/baytrail/romstage/romstage.c
index ac5afabffd..a989a99c89 100644
--- a/src/soc/intel/baytrail/romstage/romstage.c
+++ b/src/soc/intel/baytrail/romstage/romstage.c
@@ -99,14 +99,6 @@ static void spi_init(void)
write32(bcr, reg);
}
-static inline void mark_ts(struct romstage_params *rp, uint64_t ts)
-{
- struct romstage_timestamps *rt = &rp->ts;
-
- rt->times[rt->count] = ts;
- rt->count++;
-}
-
/* Entry from cache-as-ram.inc. */
void * asmlinkage romstage_main(unsigned long bist,
uint32_t tsc_low, uint32_t tsc_hi)
@@ -117,9 +109,10 @@ void * asmlinkage romstage_main(unsigned long bist,
};
/* Save initial timestamp from bootblock. */
- mark_ts(&rp, (((uint64_t)tsc_hi) << 32) | (uint64_t)tsc_low);
+ timestamp_init((((uint64_t)tsc_hi) << 32) | (uint64_t)tsc_low);
+
/* Save romstage begin */
- mark_ts(&rp, timestamp_get());
+ timestamp_add_now(TS_START_ROMSTAGE);
program_base_addresses();
@@ -233,7 +226,7 @@ void romstage_common(struct romstage_params *params)
struct chipset_power_state *ps;
int prev_sleep_state;
- mark_ts(params, timestamp_get());
+ timestamp_add_now(TS_BEFORE_INITRAM);
ps = fill_power_state();
prev_sleep_state = chipset_prev_sleep_state(ps);
@@ -249,7 +242,7 @@ void romstage_common(struct romstage_params *params)
/* Initialize RAM */
raminit(params->mrc_params, prev_sleep_state);
- mark_ts(params, timestamp_get());
+ timestamp_add_now(TS_AFTER_INITRAM);
handoff = romstage_handoff_find_or_add();
if (handoff != NULL)
@@ -258,12 +251,6 @@ void romstage_common(struct romstage_params *params)
printk(BIOS_DEBUG, "Romstage handoff structure not added!\n");
chromeos_init(prev_sleep_state);
-
- /* Save timestamp information. */
- timestamp_init(params->ts.times[0]);
- timestamp_add(TS_START_ROMSTAGE, params->ts.times[1]);
- timestamp_add(TS_BEFORE_INITRAM, params->ts.times[2]);
- timestamp_add(TS_AFTER_INITRAM, params->ts.times[3]);
}
void asmlinkage romstage_after_car(void)