aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail/romstage/Makefile.inc
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-16 17:37:48 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-28 22:49:27 +0000
commit3e7727908c3137442742a96079def34bb966faaf (patch)
treedb04b88af27e0c76e4ea43892794710fb4fd2148 /src/soc/intel/baytrail/romstage/Makefile.inc
parent81100bf7ff62c4ee53214afb82f2fa9112d109b6 (diff)
google/rambi,intel/baytrail: Simplified romstage flow
Change-Id: I99440539d7b7586df66395776dcd0b4f72f66818 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34964 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/baytrail/romstage/Makefile.inc')
-rw-r--r--src/soc/intel/baytrail/romstage/Makefile.inc2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/intel/baytrail/romstage/Makefile.inc b/src/soc/intel/baytrail/romstage/Makefile.inc
index d43a6fb6e3..2effbb08f6 100644
--- a/src/soc/intel/baytrail/romstage/Makefile.inc
+++ b/src/soc/intel/baytrail/romstage/Makefile.inc
@@ -1,5 +1,7 @@
cpu_incs-y += $(src)/cpu/intel/car/non-evict/cache_as_ram.S
cpu_incs-y += $(obj)/fmap_config.h
+
+romstage-y += ../../../../cpu/intel/car/romstage.c
romstage-y += romstage.c
romstage-y += raminit.c
romstage-$(CONFIG_ENABLE_BUILTIN_COM1) += uart.c