aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail/romstage/Makefile.inc
diff options
context:
space:
mode:
authorShawn Nematbakhsh <shawnn@chromium.org>2014-03-14 14:06:45 -0700
committerMarc Jones <marc.jones@se-eng.com>2014-10-28 17:56:11 +0100
commit565d409753a9878fef19eedc4a916d1efc3026a0 (patch)
tree2a41d612c0a295e0ccace1cbc1ae3f1a25e41942 /src/soc/intel/baytrail/romstage/Makefile.inc
parent4b90b79922396c722a156c6ade8dfa43637ba163 (diff)
baytrail: romstage: Add function to check SW WP status for vboot
Implement vboot_get_sw_write_protect, which returns the FW SPI ROM SW WP status. BUG=chrome-os-partner:26777 TEST=Manual on Rambi with all patches in sequence: `crossystem sw_wpsw_boot` prints 0 `flashrom --wp-enable` + reboot `crossystem sw_wpsw_boot` prints 1 BRANCH=Rambi Original-Change-Id: I5da35c1b2d25b8679bf0084af65d08de224387f8 Original-Signed-off-by: Shawn Nematbakhsh <shawnn@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/190097 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> (cherry picked from commit 5bba447654417c42952c49542ed047b4867d04d1) Signed-off-by: Marc Jones <marc.jones@se-eng.com> Change-Id: I739cbb8fca5f02462cf78c81f9b364aabfd3fe86 Reviewed-on: http://review.coreboot.org/7211 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/intel/baytrail/romstage/Makefile.inc')
-rw-r--r--src/soc/intel/baytrail/romstage/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/baytrail/romstage/Makefile.inc b/src/soc/intel/baytrail/romstage/Makefile.inc
index b8eeb41a06..345037d51f 100644
--- a/src/soc/intel/baytrail/romstage/Makefile.inc
+++ b/src/soc/intel/baytrail/romstage/Makefile.inc
@@ -4,3 +4,4 @@ romstage-y += raminit.c
romstage-$(CONFIG_ENABLE_BUILTIN_COM1) += uart.c
romstage-y += gfx.c
romstage-y += pmc.c
+romstage-y += early_spi.c \ No newline at end of file