aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/apollolake
diff options
context:
space:
mode:
authorSean Rhodes <sean@starlabs.systems>2022-07-29 14:21:28 +0100
committerSean Rhodes <sean@starlabs.systems>2022-12-22 21:17:57 +0000
commit823a329bb8e118657989abaf0eb40e205a1c906a (patch)
tree19fdbca499820a3e79f359ea2f42544b729722c5 /src/soc/intel/apollolake
parenta17864c2c9b81439316a91997773f577987c1dac (diff)
soc/intel/apollolake/acpi: Remove STOM from ACPI
This should only contain resources that the PCI domain uses. Stolen memory prevents the PCI domain from allocating anything where it is. Signed-off-by: Sean Rhodes <sean@starlabs.systems> Change-Id: I1562396f0b747a81bbc584314956809bd3865ff9 Reviewed-on: https://review.coreboot.org/c/coreboot/+/66267 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/apollolake')
-rw-r--r--src/soc/intel/apollolake/acpi/northbridge.asl22
1 files changed, 0 insertions, 22 deletions
diff --git a/src/soc/intel/apollolake/acpi/northbridge.asl b/src/soc/intel/apollolake/acpi/northbridge.asl
index deda3b9771..1b47509094 100644
--- a/src/soc/intel/apollolake/acpi/northbridge.asl
+++ b/src/soc/intel/apollolake/acpi/northbridge.asl
@@ -17,9 +17,6 @@ Device (MCHC)
, 25,
PXBR, 11, /* PCI Express Base Address */
- Offset(0xB4),
- BGSM, 32, /* Base of Graphics Stolen Memory */
-
Offset (0xbc), /* TOLUD (0:0:0:bc) */
, 20,
TLUD, 12, /* Top of Lower Usable DRAM */
@@ -59,12 +56,6 @@ Method (_CRS, 0, Serialized)
0x00000000, 0x000a0000, 0x000bffff, 0x00000000,
0x00020000,,,)
- /* Data and GFX stolen memory */
- DWordMemory (ResourceProducer, PosDecode, MinFixed, MaxFixed,
- Cacheable, ReadWrite,
- 0x00000000, 0x3be00000, 0x3fffffff, 0x00000000,
- 0x04200000,,, STOM)
-
/*
* PCI MMIO Region (TOLUD - PCI extended base MMCONF)
* This assumes that MMCONF is placed after PCI config space,
@@ -99,19 +90,6 @@ Method (_CRS, 0, Serialized)
/* Calculate PCI MMIO Length */
PLEN = PMAX - PMIN + 1
- /* Find GFX resource area in GCRS */
- CreateDwordField(MCRS, STOM._MIN, GMIN)
- CreateDwordField(MCRS, STOM._MAX, GMAX)
- CreateDwordField(MCRS, STOM._LEN, GLEN)
-
- /* Read BGSM */
- GMIN = \_SB.PCI0.MCHC.BGSM & 0xFFF00000
-
- /* Read TOLUD */
- GMAX = ^MCHC.TLUD << 20
- GMAX--
- GLEN = GMAX - GMIN + 1
-
/* Patch PM02 range based on Memory Size */
If (A4GS == 0) {
CreateQwordField (MCRS, PM02._LEN, MSEN)