summaryrefslogtreecommitdiff
path: root/src/soc/intel/apollolake/xhci.c
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2016-09-19 12:02:54 -0700
committerPatrick Georgi <pgeorgi@google.com>2016-09-21 10:46:14 +0200
commita673d1cd2d4d74fdc6f373952f14667f51908f1d (patch)
tree40962ef0979455c7895f267d26fc9185b6486187 /src/soc/intel/apollolake/xhci.c
parent1f6e6813554606bb23481fe64401809ab43bdcc7 (diff)
soc/intel/apollolake: Initialize GPEs in bootblock
Initialize the GPEs from mainboard config in bootblock, so they can be used in verstage to query latched interrupt status. I still left it called in ramstage just to be sure that the configuration was not overwritten in FSP stages. Tested by reading and reporting GPE status in a loop in verstage and manually triggering an interrupt on EC console. BUG=chrome-os-partner:53336 Change-Id: Iacd0483e4b3229aca602bb5bb40586eedf35a6ea Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://review.coreboot.org/16670 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/apollolake/xhci.c')
0 files changed, 0 insertions, 0 deletions