summaryrefslogtreecommitdiff
path: root/src/soc/intel/apollolake/sd.c
diff options
context:
space:
mode:
authorRavi Sarawadi <ravishankar.sarawadi@intel.com>2018-08-03 15:41:31 -0700
committerAaron Durbin <adurbin@chromium.org>2018-08-08 15:32:44 +0000
commit577e41c06e74a30a422e30ff8b7b7d3db2d5a8b4 (patch)
treece3d0effcdfc1574ea20589c6903f9a909d04385 /src/soc/intel/apollolake/sd.c
parent3f16a0f1133930b6b33c6995fbafa6c9b2dc5245 (diff)
soc/intel/apollolake: Add support for LPDDR4 nWR setting
nWR (Write-Recovery for AutoPre-charge commands), the programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-pre-charge) enabled. For >2133MHz speed parts the nWR needs to be set to 24 clock cycles. The nWR field, though, is only in the GLK FSP, so just update that field conditionally based on the GLK Kconfig option. BUG=b:112062440 TEST= build test Change-Id: I1147538f72f4e2f14e32f3657c05f1f505a56fbf Signed-off-by: Ravi Sarawadi <ravishankar.sarawadi@intel.com> Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/27850 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/apollolake/sd.c')
0 files changed, 0 insertions, 0 deletions