diff options
| author | Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com> | 2020-02-29 00:01:16 -0800 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-03-03 10:19:39 +0000 |
| commit | 9a768be0a50a110c23373684bab50c3550813647 (patch) | |
| tree | 07821f8a7120970bd2cd237c958ce47967926316 /src/soc/intel/apollolake/romstage.c | |
| parent | af681b62a045d0c60b7cd6a3a8199eccb5d7c6ae (diff) | |
vendorcode/intel/fsp/fsp2_0/tgl: Update FSP header for Tiger Lake
Update FSPM header to add Vtd related Upds for Tiger Lake platform
version 2457.
Signed-off-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com>
Change-Id: I063f921832a4e4a45eb6978b6dbb37b1ac7dde7f
Reviewed-on: https://review.coreboot.org/c/coreboot/+/39168
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: caveh jalali <caveh@chromium.org>
Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com>
Diffstat (limited to 'src/soc/intel/apollolake/romstage.c')
0 files changed, 0 insertions, 0 deletions