diff options
| author | Mario Scheithauer <mario.scheithauer@siemens.com> | 2017-10-24 17:41:19 +0200 |
|---|---|---|
| committer | Werner Zeh <werner.zeh@siemens.com> | 2017-11-03 07:14:20 +0000 |
| commit | 545593d62c613a4053b8ce154c22668a6d37c733 (patch) | |
| tree | 50d0b7e769cfb8f6a3a97e50532c7b9f4b592ad5 /src/soc/intel/apollolake/include | |
| parent | ee2dae2f17952cbd87148a9a33b847cdbe0af4dc (diff) | |
soc/intel/apollolake: Add APL CPU device ID
Add Apollo Lake CPU device ID for E0 stepping.
Change-Id: I28fa222cd28b783d22c347cdbbd769e66bf10c30
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/22149
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/apollolake/include')
| -rw-r--r-- | src/soc/intel/apollolake/include/soc/cpu.h | 5 |
1 files changed, 0 insertions, 5 deletions
diff --git a/src/soc/intel/apollolake/include/soc/cpu.h b/src/soc/intel/apollolake/include/soc/cpu.h index 2d22ae5181..ed4a7de477 100644 --- a/src/soc/intel/apollolake/include/soc/cpu.h +++ b/src/soc/intel/apollolake/include/soc/cpu.h @@ -18,11 +18,6 @@ #ifndef _SOC_APOLLOLAKE_CPU_H_ #define _SOC_APOLLOLAKE_CPU_H_ -#define CPUID_APOLLOLAKE_A0 0x506c8 -#define CPUID_APOLLOLAKE_B0 0x506c9 -#define CPUID_GLK_A0 0x706a0 -#define CPUID_GLK_B0 0x706a1 - /* Common Timer Copy (CTC) frequency - 19.2MHz. */ #define CTC_FREQ 19200000 |