diff options
| author | Tony Huang <tony-huang@quanta.corp-partner.google.com> | 2023-04-06 13:07:56 +0800 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2023-04-12 14:12:15 +0000 |
| commit | 99330648cc1cea287bcdd3f1c529425480765a46 (patch) | |
| tree | 3e4335a86582f96169aa2034eaff5d17decdd871 /src/soc/intel/apollolake/cpu.c | |
| parent | 2f7fa5543308e83787b7cef6e83e20e1e3f379d9 (diff) | |
mb/google/nissa/var/yaviks: Generate SPD ID for new memory parts
Add supported memory parts in mem_parts_used list, and generate SPD ID
for these parts.
These new memory are added for yavilla.
DRAM Part Name ID to assigna
H58G66BK7BX067 4 (0100)
MT62F2G32D4DS-026 WT:B 4 (0100)
K3KL9L90CM-MGCT 4 (0100)
H58G66AK6BX070 5 (0101)
BUG=b:277148122
BRANCH=firmware-nissa-15217.B
TEST=run part_id_gen to generate SPD id
Change-Id: I3c48b9763f54e2e69f7c2d494fefbabedab2a389
Signed-off-by: Tony Huang <tony-huang@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/74228
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Derek Huang <derekhuang@google.com>
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Diffstat (limited to 'src/soc/intel/apollolake/cpu.c')
0 files changed, 0 insertions, 0 deletions