summaryrefslogtreecommitdiff
path: root/src/soc/intel/apollolake/chip.c
diff options
context:
space:
mode:
authorFelix Singer <felix.singer@9elements.com>2019-05-02 13:57:57 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-05-06 10:34:10 +0000
commite59ae107c2156bcea84a1e5af7ac18a49dabca1b (patch)
treec9b42ff314eca9dcbb65a169cd6083d0deb142e7 /src/soc/intel/apollolake/chip.c
parent1bc04e3c3edf5b1537b4846dea41a530a1b83016 (diff)
soc/apollolake: Add ramstage hook
A hook for romstage is already existing but not for ramstage. It's very useful for debugging as it allows to run code for testing purposes by the mainboard. Also, it allows to run configuration code or configure FSP options, which don't have a devicetree option. Change-Id: I9edc543943c5cbc696fc6c615cb77ef68294c980 Signed-off-by: Felix Singer <felix.singer@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32543 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src/soc/intel/apollolake/chip.c')
-rw-r--r--src/soc/intel/apollolake/chip.c9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/soc/intel/apollolake/chip.c b/src/soc/intel/apollolake/chip.c
index c3de4ee802..279551f9e0 100644
--- a/src/soc/intel/apollolake/chip.c
+++ b/src/soc/intel/apollolake/chip.c
@@ -50,6 +50,7 @@
#include <soc/systemagent.h>
#include <spi-generic.h>
#include <timer.h>
+#include <soc/ramstage.h>
#include "chip.h"
@@ -762,6 +763,8 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *silupd)
/* Set VTD feature according to devicetree */
silconfig->VtdEnable = cfg->enable_vtd;
+
+ mainboard_silicon_init_params(silconfig);
}
struct chip_operations soc_intel_apollolake_ops = {
@@ -879,4 +882,10 @@ static void spi_flash_init_cb(void *unused)
fast_spi_init();
}
+__weak
+void mainboard_silicon_init_params(FSP_S_CONFIG *silconfig)
+{
+ printk(BIOS_DEBUG, "WEAK: %s/%s called\n", __FILE__, __func__);
+}
+
BOOT_STATE_INIT_ENTRY(BS_PRE_DEVICE, BS_ON_ENTRY, spi_flash_init_cb, NULL);