summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake
diff options
context:
space:
mode:
authorMichał Żygowski <michal.zygowski@3mdeb.com>2022-04-25 14:59:17 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-06-17 14:27:12 +0000
commitc8c75fabb30513cfe3100afbe43c5ee56a006edb (patch)
tree64e44f125feb41547d8a1ffc8b157044d5715866 /src/soc/intel/alderlake
parent1205345227872d9ed148883a2352924dfecd41fb (diff)
soc/intel/alderlake/report_platform.c: Add ADL-S identification
Based on DOC #619501, #619362 and #618427 TEST=Boot MSI PRO Z690-A DDR4 WIFI and see the silicon info is reported as ADL-S. Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com> Change-Id: I8051113515ef63fc4687f53d25140a3f55aadb6e Reviewed-on: https://review.coreboot.org/c/coreboot/+/63838 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/soc/intel/alderlake')
-rw-r--r--src/soc/intel/alderlake/bootblock/report_platform.c36
1 files changed, 35 insertions, 1 deletions
diff --git a/src/soc/intel/alderlake/bootblock/report_platform.c b/src/soc/intel/alderlake/bootblock/report_platform.c
index f2bed738bf..f069d9862c 100644
--- a/src/soc/intel/alderlake/bootblock/report_platform.c
+++ b/src/soc/intel/alderlake/bootblock/report_platform.c
@@ -29,6 +29,11 @@ static struct {
{ CPUID_ALDERLAKE_Q0, "Alderlake Q0 Platform" },
{ CPUID_ALDERLAKE_R0, "Alderlake R0 Platform" },
{ CPUID_ALDERLAKE_N_A0, "Alderlake-N Platform" },
+ { CPUID_ALDERLAKE_S_A0, "Alderlake-S A0 Platform" },
+ { CPUID_ALDERLAKE_S_B0, "Alderlake-S B0 Platform" },
+ { CPUID_ALDERLAKE_S_C0, "Alderlake-S C0 Platform" },
+ { CPUID_ALDERLAKE_S_G0, "Alderlake-S G0 Platform" },
+ { CPUID_ALDERLAKE_S_H0, "Alderlake-S H0 Platform" },
{ CPUID_RAPTORLAKE_P_J0, "Raptorlake-P J0 Platform" },
};
@@ -51,9 +56,22 @@ static struct {
{ PCI_DID_INTEL_ADL_N_ID_2, "Alderlake-N" },
{ PCI_DID_INTEL_ADL_N_ID_3, "Alderlake-N" },
{ PCI_DID_INTEL_ADL_N_ID_4, "Alderlake-N" },
+ { PCI_DID_INTEL_ADL_S_ID_1, "Alderlake-S (8+8)" },
+ { PCI_DID_INTEL_ADL_S_ID_2, "Alderlake-S" },
+ { PCI_DID_INTEL_ADL_S_ID_3, "Alderlake-S (8+4)" },
+ { PCI_DID_INTEL_ADL_S_ID_4, "Alderlake-S" },
+ { PCI_DID_INTEL_ADL_S_ID_5, "Alderlake-S (8+0)" },
+ { PCI_DID_INTEL_ADL_S_ID_6, "Alderlake-S" },
+ { PCI_DID_INTEL_ADL_S_ID_7, "Alderlake-S" },
+ { PCI_DID_INTEL_ADL_S_ID_8, "Alderlake-S (6+4)" },
+ { PCI_DID_INTEL_ADL_S_ID_9, "Alderlake-S" },
+ { PCI_DID_INTEL_ADL_S_ID_10, "Alderlake-S (6+0)" },
+ { PCI_DID_INTEL_ADL_S_ID_11, "Alderlake-S (4+0)" },
+ { PCI_DID_INTEL_ADL_S_ID_12, "Alderlake-S (2+0)" },
+ { PCI_DID_INTEL_ADL_S_ID_13, "Alderlake-S" },
+ { PCI_DID_INTEL_ADL_S_ID_14, "Alderlake-S" },
{ PCI_DID_INTEL_RPL_P_ID_1, "Raptorlake-P" },
{ PCI_DID_INTEL_RPL_P_ID_2, "Raptorlake-P" },
-
};
static struct {
@@ -94,6 +112,17 @@ static struct {
{ PCI_DID_INTEL_ADP_P_ESPI_31, "Alderlake-P SKU" },
{ PCI_DID_INTEL_ADP_M_N_ESPI_1, "Alderlake-N SKU" },
{ PCI_DID_INTEL_ADP_M_N_ESPI_2, "Alderlake-N SKU" },
+ { PCI_DID_INTEL_ADP_S_H610, "AlderLake-S H610" },
+ { PCI_DID_INTEL_ADP_S_B660, "AlderLake-S B660" },
+ { PCI_DID_INTEL_ADP_S_H670, "AlderLake-S H670" },
+ { PCI_DID_INTEL_ADP_S_Q670, "AlderLake-S Q670" },
+ { PCI_DID_INTEL_ADP_S_Z690, "AlderLake-S Z690" },
+ { PCI_DID_INTEL_ADP_S_W680, "AlderLake-S W680" },
+ { PCI_DID_INTEL_ADP_S_W685, "AlderLake-S W685" },
+ { PCI_DID_INTEL_ADP_S_WM690, "AlderLake-S WM690" },
+ { PCI_DID_INTEL_ADP_S_HM670, "AlderLake-S HM670" },
+ { PCI_DID_INTEL_ADP_S_WM790, "AlderLake-S WM790" },
+ { PCI_DID_INTEL_ADP_S_HM770, "AlderLake-S HM770" },
{ PCI_DID_INTEL_RPP_P_ESPI_0, "Raptorlake-P SKU" },
{ PCI_DID_INTEL_RPP_P_ADP_P_ESPI_1, "Raptorlake-P SKU" },
{ PCI_DID_INTEL_RPP_P_ADP_P_ESPI_2, "Raptorlake-P SKU" },
@@ -159,6 +188,11 @@ static struct {
{ PCI_DID_INTEL_ADL_N_GT1, "Alderlake N GT1" },
{ PCI_DID_INTEL_ADL_N_GT2, "Alderlake N GT2" },
{ PCI_DID_INTEL_ADL_N_GT3, "Alderlake N GT3" },
+ { PCI_DID_INTEL_ADL_S_GT1, "Alderlake S GT1" },
+ { PCI_DID_INTEL_ADL_S_GT1_1, "Alderlake S GT1" },
+ { PCI_DID_INTEL_ADL_S_GT2, "Alderlake S GT2" },
+ { PCI_DID_INTEL_ADL_S_GT2_1, "Alderlake S GT2" },
+ { PCI_DID_INTEL_ADL_S_GT2_2, "Alderlake S GT2" },
{ PCI_DID_INTEL_RPL_P_GT1, "Raptorlake P GT1" },
{ PCI_DID_INTEL_RPL_P_GT2, "Raptorlake P GT2" },
{ PCI_DID_INTEL_RPL_P_GT3, "Raptorlake P GT3" },