summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/graphics.c
diff options
context:
space:
mode:
authorJeremy Compostella <jeremy.compostella@intel.com>2024-11-12 10:27:53 -0800
committerSubrata Banik <subratabanik@google.com>2024-11-18 02:54:25 +0000
commit38fd03dfea97b78e100a30862d41b1d775d0b526 (patch)
treea2aa1c9f6c8c06f2ec8470aac2917955196e7c2d /src/soc/intel/alderlake/graphics.c
parenta9e5ab7bb00ec2363abea4e44baf98a8130fbb2e (diff)
soc/intel/pantherlake: Bind SoC config to LowerBasicMemTestSize UPD
The lower_basic_mem_test_size SoC setting (LowerBasicMemTestSize UPD) request FSP-M to reduce the size of memory tested after memory training. This option reduces the boot time. This is considered a safe option to enable on a well validated board. BUG=b:357011633 TEST=LowerBasicMemTestSize UPD is set when lower_basic_mem_test_size is set Change-Id: I465e9c138ac8f2079bfd506add4667201a8fa533 Signed-off-by: Jeremy Compostella <jeremy.compostella@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/85130 Reviewed-by: Kapil Porwal <kapilporwal@google.com> Reviewed-by: Subrata Banik <subratabanik@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/alderlake/graphics.c')
0 files changed, 0 insertions, 0 deletions