summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/chip.c
diff options
context:
space:
mode:
authorNaresh Solanki <naresh.solanki@9elements.com>2023-09-25 14:24:34 +0200
committerLean Sheng Tan <sheng.tan@9elements.com>2023-12-06 13:07:27 +0000
commit1fe1904f385076f9390441e017efdbb7673f6da8 (patch)
tree2c73b52b2ec0a4a59511af47438abce29e8a4666 /src/soc/intel/alderlake/chip.c
parent6920c6f232600cc828ac102bc0636043b4b956c9 (diff)
acpi/acpi_gic: Add GIC ITS subtable
Add support for generating GIC subtable ITS (Interrupt Translator Service). Change-Id: I1bcb3ad24de64cbba8aeef7ba7254d3157e0dc43 Signed-off-by: Naresh Solanki <naresh.solanki@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/78115 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/alderlake/chip.c')
0 files changed, 0 insertions, 0 deletions