diff options
author | Ionela Voinescu <ionela.voinescu@imgtec.com> | 2015-01-19 01:03:44 +0000 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2015-04-17 10:07:07 +0200 |
commit | d6aaca95f6792a4fd2e33883e91d33b14d9562e6 (patch) | |
tree | 885901303c7ca910fcba02bda93d84dc77a0b644 /src/soc/imgtec/pistachio/romstage.c | |
parent | b7be358e759cfcf9bdd2b0f650c48a3b398871c5 (diff) |
pistachio: add DDR2 initialization code
This is the intialization code specific to the Winbond
W972GG6JB-25 part using Synopsys DDR uMCTL and DDR Phy.
This is DDR2 initialization code only (currently present
on the bring up board). DDR3 initialization code will follow
for boards having DDR3 memory.
The programming procedure that is executed at power up to bring
up the uMCTL, PHY and memories into a state where reads and
writes to the memory can be performed is the following:
1. uPCTL (Universal DDR protocol controller) initialization
The timining registers TOGCNT1U, TINIT, TOGCNT100N and TRSTH
needed for driving the memory power-up sequence are programmed
as a function of the internal timers clock frequency.
Organization (memory chip specific) values are set
(column/bank/row address width and number of ranks), together
with other static values (latency, timing, power up configuration).
All these values are static, provided by the datasheet,
being determined by the memory type, size and frequency.
2. PHY initialization
The PHY is programmed with datasheet provided values,
specifying the initialization values for it to send to the
external memory (timing parameters).
Also, delay lines (DLL) and strength of drive pads are
calibrated (based on external conditions: temperature,
voltage, noise) and locked. After that, the PHY goes
through a trainig process (also dependent on the
current conditions at boot time) to establish precise
timing configuration between the DDR clock and DQS (data strobe)
and between DQS and DQ (data).
3. Memory power up
4. Switch from configuration state to access state.
BUG=chrome-os-partner:31438, chrome-os-partner:37087
TEST=tested on Pistachio bring up board -> DDR initialized
properly and ramstage executed correctly
DDR2 is also tested during chip sort.
Corner cases (performace of DDR in different conditions)
will be tested after the chip reaches a stable state.
BRANCH=none
Change-Id: I0093dc175d064aad03052d5281679b008c1bf012
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 3d0bacea0fd5bd3b12008b47e80de8398f447785
Original-Change-Id: I8437db6c84d77c4c51a3ee2b09cd3d14913c0d16
Original-Signed-off-by: Ionela Voinescu <ionela.voinescu@imgtec.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/241424
Original-Reviewed-by: Vadim Bendebury <vbendeb@chromium.org>
Original-Commit-Queue: Vadim Bendebury <vbendeb@chromium.org>
Original-Tested-by: Vadim Bendebury <vbendeb@chromium.org>
Reviewed-on: http://review.coreboot.org/9769
Tested-by: build bot (Jenkins)
Reviewed-by: Edward O'Callaghan <edward.ocallaghan@koparo.com>
Diffstat (limited to 'src/soc/imgtec/pistachio/romstage.c')
-rw-r--r-- | src/soc/imgtec/pistachio/romstage.c | 10 |
1 files changed, 9 insertions, 1 deletions
diff --git a/src/soc/imgtec/pistachio/romstage.c b/src/soc/imgtec/pistachio/romstage.c index 3fcf23d461..a10db1682f 100644 --- a/src/soc/imgtec/pistachio/romstage.c +++ b/src/soc/imgtec/pistachio/romstage.c @@ -21,9 +21,17 @@ #include <program_loading.h> #include <console/console.h> +#include <halt.h> +#include <soc/ddr_init.h> void main(void) { + int error; console_init(); - run_ramstage(); + error = init_ddr2(); + + if (!error) { + run_ramstage(); + } + halt(); } |