summaryrefslogtreecommitdiff
path: root/src/soc/cavium/cn81xx/clock.c
diff options
context:
space:
mode:
authorMarshall Dawson <marshalldawson3rd@gmail.com>2018-10-12 10:46:17 -0600
committerMartin Roth <martinroth@google.com>2018-10-14 19:11:54 +0000
commitd453081a57508e25f6d46223e1e8a0f6f93c85ce (patch)
treee3d40de9bf516833e03a274cf3b4573f432f43c4 /src/soc/cavium/cn81xx/clock.c
parentafaedc96c838e4115b2a5a53f3aa5ad4e6103aa3 (diff)
soc/amd/stoneyridge: Define PM USB Enable register
Make #define definitions for PMxEF and replace the hardcoded values. Note that this doesn't change the current functionality of the source. The existing code has been propogated from the sb//hudson port, which seems to attempt to enable 100% of all OHCI and EHCI controllers that may be present in the system. Change-Id: I6018b0062730de19e3283a010144dfedc2b11423 Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/29075 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/cavium/cn81xx/clock.c')
0 files changed, 0 insertions, 0 deletions