summaryrefslogtreecommitdiff
path: root/src/soc/amd
diff options
context:
space:
mode:
authorRob Barnes <robbarnes@google.com>2021-11-08 13:04:18 -0700
committerPaul Fagerburg <pfagerburg@chromium.org>2021-11-13 00:54:21 +0000
commitf6e421ffc9ede7ebeb56c0941f07f2f7b8b496a0 (patch)
tree2f4670395643476e8d94e8462236ee1e7e7e2406 /src/soc/amd
parent2bcf99fcc4bbdca7edb6a0c616e0a73649833614 (diff)
mb/google/guybrush: Add variant_espi_gpio_table
Add separate gpio table for early eSPI bus init. Remove espi GPIO from early_gpio_table. This allows for initializing eSPI separately from other GPIOs. Simplify verstage_mainboard_early_init. BUG=b:200578885 BRANCH=None TEST=Build and boot guybrush Change-Id: I0cd439f207df7c27575ae363b207293d40485bf8 Signed-off-by: Rob Barnes <robbarnes@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/59082 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Kangheui Won <khwon@chromium.org>
Diffstat (limited to 'src/soc/amd')
-rw-r--r--src/soc/amd/common/psp_verstage/include/psp_verstage.h1
-rw-r--r--src/soc/amd/common/psp_verstage/psp_verstage.c6
2 files changed, 6 insertions, 1 deletions
diff --git a/src/soc/amd/common/psp_verstage/include/psp_verstage.h b/src/soc/amd/common/psp_verstage/include/psp_verstage.h
index f5890d4286..976bc6942a 100644
--- a/src/soc/amd/common/psp_verstage/include/psp_verstage.h
+++ b/src/soc/amd/common/psp_verstage/include/psp_verstage.h
@@ -48,6 +48,7 @@
void test_svc_calls(void);
uint32_t unmap_fch_devices(void);
uint32_t verstage_soc_early_init(void);
+void verstage_mainboard_espi_init(void);
void verstage_soc_init(void);
uintptr_t *map_spi_rom(void);
diff --git a/src/soc/amd/common/psp_verstage/psp_verstage.c b/src/soc/amd/common/psp_verstage/psp_verstage.c
index 3bfa3e9984..f3b42565b3 100644
--- a/src/soc/amd/common/psp_verstage/psp_verstage.c
+++ b/src/soc/amd/common/psp_verstage/psp_verstage.c
@@ -24,6 +24,7 @@
extern char _bss_start, _bss_end;
void __weak verstage_mainboard_early_init(void) {}
+void __weak verstage_mainboard_espi_init(void) {}
void __weak verstage_mainboard_init(void) {}
uint32_t __weak get_max_workbuf_size(uint32_t *size)
{
@@ -233,8 +234,11 @@ void Main(void)
svc_debug_print("verstage_soc_early_init failed! -- rebooting\n");
vboot_reboot();
}
- svc_debug_print("calling verstage_mainboard_early_init\n");
+ printk(BIOS_DEBUG, "calling verstage_mainboard_espi_init\n");
+ verstage_mainboard_espi_init();
+
+ printk(BIOS_DEBUG, "calling verstage_mainboard_early_init\n");
verstage_mainboard_early_init();
svc_write_postcode(POSTCODE_LATE_INIT);